

Diagonal 8mm (Type 1/2) Progressive Scan CCD Image Sensor with Square Pixel for B/W Cameras

Description

The ICX205AL is a diagonal 8mm (Type 1/2) interline CCD solid-state image sensor with a square pixel array and 1.45M effective pixels. Progressive scan allows all pixels' signals to be output independently within approximately 1/7.5 second. Also, the adoption of high frame rate readout mode supports 30 frames per second. This chip features an electronic shutter with variable charge-storage time which makes it possible to realize full-frame still image without a mechanical shutter. High sensitivity and low dark current are achieved through the adoption of HAD (Hole-Accumulation Diode) sensors.



This chip is suitable for applications such as electronic still cameras, PC input cameras, etc.

Features

- Progressive scan allows individual readout of the image signals from all pixels.
- High horizontal and vertical resolution (both approx. 1024TV-lines) still image without a mechanical shutter.
- Supports high frame rate readout mode (effective 256 lines output, 30 frame/s)
- Square pixel
- Horizontal drive frequency: 14.318MHz
- No voltage adjustments (reset gate and substrate bias are not adjusted.)
- High resolution, high sensitivity, low dark current
- Low smear, excellent antiblooming characteristics
- Continuous variable-speed shutter

Device Structure

- Interline CCD image sensor
- Image size: Diagonal 8mm (Type 1/2)
- Total number of pixels: 1434 (H) × 1050 (V) approx. 1.50M pixels
- Number of effective pixels: 1392 (H) × 1040 (V) approx. 1.45M pixels
- Number of active pixels: 1360 (H) × 1024 (V) approx. 1.40M pixels (7.959mm diagonal)
- Chip size: 7.60mm (H) × 6.20mm (V)
- Unit cell size: 4.65μm (H) × 4.65μm (V)
- Optical black: Horizontal (H) direction: Front 2 pixels, rear 40 pixels
Vertical (V) direction: Front 8 pixels, rear 2 pixels
- Number of dummy bits: Horizontal 20
Vertical 3
- Substrate material: Silicon



**Optical black position
(Top View)**

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

USE RESTRICTION NOTICE (December 1, 2003 ver.)

This USE RESTRICTION NOTICE ("Notice") is for customers who are considering or currently using the CCD products ("Products") set forth in this specifications book. Sony Corporation ("Sony") may, at any time, modify this Notice which will be available to you in the latest specifications book for the Products. You should abide by the latest version of this Notice. If a Sony subsidiary or distributor has its own use restriction notice on the Products, such a use restriction notice will additionally apply between you and the subsidiary or distributor. You should consult a sales representative of the subsidiary or distributor of Sony on such a use restriction notice when you consider using the Products.

Use Restrictions

- The Products are intended for incorporation into such general electronic equipment as office products, communication products, measurement products, and home electronics products in accordance with the terms and conditions set forth in this specifications book and otherwise notified by Sony from time to time.
- You should not use the Products for critical applications which may pose a life- or injury- threatening risk or are highly likely to cause significant property damage in the event of failure of the Products. You should consult your Sony sales representative beforehand when you consider using the Products for such critical applications. In addition, you should not use the Products in weapon or military equipment.
- Sony disclaims and does not assume any liability and damages arising out of misuse, improper use, modification, use of the Products for the above-mentioned critical applications, weapon and military equipment, or any deviation from the requirements set forth in this specifications book.

Design for Safety

- Sony is making continuous efforts to further improve the quality and reliability of the Products; however, failure of a certain percentage of the Products is inevitable. Therefore, you should take sufficient care to ensure the safe design of your products such as component redundancy, anti-conflagration features, and features to prevent mis-operation in order to avoid accidents resulting in injury or death, fire or other social damage as a result of such failure.

Export Control

- If the Products are controlled items under the export control laws or regulations of various countries, approval may be required for the export of the Products under the said laws or regulations. You should be responsible for compliance with the said laws or regulations.

No License Implied

- The technical information shown in this specifications book is for your reference purposes only. The availability of this specifications book shall not be construed as giving any indication that Sony and its licensors will license any intellectual property rights in such information by any implication or otherwise. Sony will not assume responsibility for any problems in connection with your use of such information or for any infringement of third-party rights due to the same. It is therefore your sole legal and financial responsibility to resolve any such problems and infringement.

Governing Law


- This Notice shall be governed by and construed in accordance with the laws of Japan, without reference to principles of conflict of laws or choice of laws. All controversies and disputes arising out of or relating to this Notice shall be submitted to the exclusive jurisdiction of the Tokyo District Court in Japan as the court of first instance.

Other Applicable Terms and Conditions

- The terms and conditions in the Sony additional specifications, which will be made available to you when you order the Products, shall also be applicable to your use of the Products as well as to this specifications book. You should review those terms and conditions when you consider purchasing and/or using the Products.

Block Diagram and Pin Configuration

(Top View)



Pin Description

Pin No.	Symbol	Description	Pin No.	Symbol	Description
1	$V\phi_1$	Vertical register transfer clock	11	V_{DD}	Supply voltage
2	$V\phi_{2A}$	Vertical register transfer clock	12	GND	GND
3	$V\phi_{2B}$	Vertical register transfer clock	13	ϕ_{SUB}	Substrate clock
4	$V\phi_3$	Vertical register transfer clock	14	NC	
5	NC		15	C_{SUB}	Substrate bias*1
6	NC		16	NC	
7	GND	GND	17	V_L	Protective transistor bias
8	NC		18	ϕ_{RG}	Reset gate clock
9	GND	GND	19	$H\phi_1$	Horizontal register transfer clock
10	V_{OUT}	Signal output	20	$H\phi_2$	Horizontal register transfer clock

*1 DC bias is generated within the CCD, so that this pin should be grounded externally through a capacitance of 0.1 μ F.

Absolute Maximum Ratings

Item		Ratings	Unit	Remarks
Against ϕ SUB	V_{DD} , V_{OUT} , ϕ RG – ϕ SUB	–40 to +10	V	
	$V\phi_{2A}$, $V\phi_{2B}$ – ϕ SUB	–50 to +15	V	
	$V\phi_1$, $V\phi_3$, V_L – ϕ SUB	–50 to +0.3	V	
	$H\phi_1$, $H\phi_2$, GND – ϕ SUB	–40 to +0.3	V	
	C_{SUB} – ϕ SUB	–25 to	V	
Against GND	V_{DD} , V_{OUT} , ϕ RG, C_{SUB} – GND	–0.3 to +18	V	
	$V\phi_1$, $V\phi_{2A}$, $V\phi_{2B}$, $V\phi_3$ – GND	–10 to +18	V	
	$H\phi_1$, $H\phi_2$ – GND	–10 to +15	V	
Against V_L	$V\phi_{2A}$, $V\phi_{2B}$ – V_L	–0.3 to +28	V	
	$V\phi_1$, $V\phi_3$, $H\phi_1$, $H\phi_2$, GND – V_L	–0.3 to +15	V	
Between input clock pins	Voltage difference between vertical clock input pins	to +15	V	*1
	$H\phi_1$ – $H\phi_2$	–16 to +16	V	
	$H\phi_1$, $H\phi_2$ – $V\phi_3$	–16 to +16	V	
Storage temperature		–30 to +80	°C	
Operating temperature		–10 to +60	°C	

*1 +24V (Max.) when clock width < 10 μ s, clock duty factor < 0.1%.

+16V (Max.) is guaranteed for turning on or off power supply.

Bias Conditions

Item	Symbol	Min.	Typ.	Max.	Unit	Remarks
Supply voltage	V _{DD}	14.55	15.0	15.45	V	
Protective transistor bias	V _L	*1				
Substrate clock	φ _{SUB}	*2				
Reset gate clock	φ _{RG}	*2				

*1 V_L setting is the V_L voltage of the vertical transfer clock waveform, or the same power supply as the V_L power supply for the V driver should be used.

*2 Do not apply a DC bias to the substrate clock and reset gate clock pins, because a DC bias is generated within the CCD.

DC Characteristics


Item	Symbol	Min.	Typ.	Max.	Unit	Remarks
Supply current	I _{DD}		5.5		mA	

Clock Voltage Conditions


Item	Symbol	Min.	Typ.	Max.	Unit	Waveform diagram	Remarks
Readout clock voltage	V _{VT}	14.55	15.0	15.45	V	1	
Vertical transfer clock voltage	V _{VH02A}	-0.05	0	0.05	V	2	V _{VH} = V _{VH02A}
	V _{VH1} , V _{VH2A} , V _{VH2B} , V _{VH3}	-0.2	0	0.05	V	2	
	V _{VL1} , V _{VL2A} , V _{VL2B} , V _{VL3}	-8.4	-8.0	-7.6	V	2	V _{VL} = (V _{VL1} + V _{VL3})/2
	V _{φ1} , V _{φ2A} , V _{φ2B} , V _{φ3}	7.6	8.0	8.4	V	2	
	V _{VL1} - V _{VL3}			0.1	V	2	
	V _{VHH}			0.9	V	2	High-level coupling
	V _{VHL}			1.3	V	2	High-level coupling
	V _{VLH}			1.0	V	2	Low-level coupling
	V _{VLL}			0.9	V	2	Low-level coupling
Horizontal transfer clock voltage	V _{φH}	4.75	5.0	5.25	V	3	
	V _{HL}	-0.05	0	0.05	V	3	
Reset gate clock voltage	V _{φRG}	3.0	3.3	5.5	V	4	
	V _{RGLH} - V _{RGLL}			0.4	V	4	Low-level coupling
	V _{RGL} - V _{RGLm}			0.5	V	4	Low-level coupling
Substrate clock voltage	V _{φSUB}	22.15	23.0	23.85	V	5	

Clock Equivalent Circuit Constant


Item	Symbol	Min.	Typ.	Max.	Unit	Remarks
Capacitance between vertical transfer clock and GND	$C_{\phi V1}$		2200		pF	
	$C_{\phi V2A}$		1800		pF	
	$C_{\phi V2B}$		6800		pF	
	$C_{\phi V3}$		3300		pF	
Capacitance between vertical transfer clocks	$C_{\phi V12A}, C_{\phi V2B1}$		1200		pF	
	$C_{\phi V2A3}, C_{\phi V32B}$		1200		pF	
	$C_{\phi V13}$		2200		pF	
Capacitance between horizontal transfer clock and GND	$C_{\phi H1}, C_{\phi H2}$		47		pF	
Capacitance between horizontal transfer clocks	$C_{\phi HH}$		100		pF	
Capacitance between reset gate clock and GND	$C_{\phi RG}$		8		pF	
Capacitance between substrate clock and GND	$C_{\phi SUB}$		680		pF	
Vertical transfer clock series resistor	R_1		36		Ω	
	R_{2A}, R_3		56		Ω	
	R_{2B}		43		Ω	
Vertical transfer clock ground resistor	R_{GND}		30		Ω	
Horizontal transfer clock series resistor	$R_{\phi H}$		15		Ω	
Reset gate clock series resistor	$R_{\phi RG}$		20		Ω	



Vertical transfer clock equivalent circuit




Horizontal transfer clock equivalent circuit



Reset gate clock equivalent circuit


Drive Clock Waveform Conditions

(1) Readout clock waveform




Note) Readout clock is used by composing vertical transfer clocks \$V_{\phi 2A}\$ and \$V_{\phi 2B}\$.

(2) Vertical transfer clock waveform




(3) Horizontal transfer clock waveform



Cross-point voltage for the H ϕ_1 rising side of the horizontal transfer clocks H ϕ_1 and H ϕ_2 waveforms is V_{CR}. The overlap period for tw_h and tw_l of horizontal transfer clocks H ϕ_1 and H ϕ_2 is two.

(4) Reset gate clock waveform



VRGLH is the maximum value and VRGLL is the minimum value of the coupling waveform during the period from Point A in the above diagram until the rising edge of RG.

In addition, VRGL is the average value of VRGLH and VRGLL.


$$VRGL = (VRGLH + VRGLL)/2$$

Assuming VRGH is the minimum value during the interval tw_h, then:

$$V\phi_{RG} = VRGH - VRGL$$

Negative overshoot level during the falling edge of RG is VRGL_m.

(5) Substrate clock waveform



Clock Switching Characteristics

Item	Symbol	twh			twl			tr			tf			Unit	Remarks	
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.			
Readout clock	V _T	2.3	2.5						0.5			0.5		μs	During readout	
Vertical transfer clock	V _{φ1} , V _{φ2A} , V _{φ2B} , V _{φ3}										15		450	ns	*1	
Horizontal transfer clock	During imaging	H _{φ1}	20	25		20	25			10	15		10	15	ns	*2
		H _{φ2}	20	25		20	25			10	15		10	15		
	During parallel-serial conversion	H _{φ1}								0.01			0.01		μs	
		H _{φ2}								0.01			0.01			
Reset gate clock	φ _{RG}	11	13			51			3			3		ns		
Substrate clock	φ _{SUB}		2.2								0.5		0.5	μs	When draining charge	

*1 When vertical transfer clock driver CXD1267AN × 2 is used.

*2 $t_f \geq t_r - 2\text{ns}$, and the cross-point voltage (V_{CR}) for the H_{φ1} rising side of the H_{φ1} and H_{φ2} waveforms must be at least V_{φH/2} [V].

Item	Symbol	two			Unit	Remarks
		Min.	Typ.	Max.		
Horizontal transfer clock	H _{φ1} , H _{φ2}	16	20		ns	

Spectral Sensitivity Characteristics (excludes lens characteristics and light source characteristics)





Image Sensor Characteristics


(Ta = 25°C)

Item	Symbol	Min.	Typ.	Max.	Unit	Measurement method	Remarks
Sensitivity	S	360	450		mV	1	1/30s accumulation
Saturation signal	Vsat	450			mV	2	Ta = 60°C
Smear	Sm		0.001	0.0025	%	3	No electronic shutter
Video signal shading	SH			20	%	4	Zone 0 and I
				25	%	4	Zone 0 to II'
Dark signal	Vdt			16	mV	5	Ta = 60°C
Dark signal shading	ΔVdt			4	mV	6	Ta = 60°C
Lag	Lag			0.5	%	7	

Zone Definition of Video Signal Shading



Measurement System




Note) Adjust the amplifier gain so that the gain between [*A] and [*B] equals 1.

Image Sensor Characteristics Measurement Method

◎ Readout modes

The diagram below shows the output methods for the following two readout modes.



Note) Blacked out portions in the diagram indicate pixels which are not read out.
Output starts from the line 1 in high frame rate readout mode.

1. Progressive scan mode

In this mode, all pixel signals are output in non-interlace format in 1/7.5s.

The vertical resolution is approximately 1024TV-lines and all pixel signals within the same exposure period are read out simultaneously, making this mode suitable for high resolution image capturing.

2. High frame rate readout mode

All effective areas are scanned in approximately 1/30s by reading out two out of eight lines (1st and 4th lines, 9th and 12th lines). The vertical resolution is approximately 256TV-lines.

This readout mode emphasizes processing speed over vertical resolution.

◎ Measurement conditions

- 1) In the following measurements, the device drive conditions are at the typical values of the progressive scan mode, bias and clock voltage conditions.
- 2) In the following measurements, spot blemishes are excluded and, unless otherwise specified, the optical black level (OB) is used as the reference for the signal output, which is taken as the value measured at point [*B] of the measurement system.

◎ Definition of standard imaging conditions

- 1) Standard imaging condition I:
Use a pattern box (luminance : 706cd/m², color temperature of 3200K halogen source) as a subject. (pattern for evaluation is not applicable.) Use a testing standard lens with CM500S (t = 1.0mm) as an IR cut filter and image at F8. The luminous intensity to the sensor receiving surface at this point is defined as the standard sensitivity testing luminous intensity.
- 2) Standard imaging condition II:
Image a light source (color temperature of 3200K) with a uniformity of brightness within 2% at all angles. Use a testing standard lens with CM500S (t = 1.0mm) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.

1. Sensitivity

Set to standard imaging condition I. After selecting the electronic shutter mode with a shutter speed of 1/250s, measure the signal output (Vs) at the center of the screen, and substitute the value into the following formula.

$$S = V_s \times \frac{250}{30} \text{ [mV]}$$

2. Saturation signal

Set to standard imaging condition II. After adjusting the luminous intensity to 10 times the intensity with the average value of the signal output, 150mV, measure the minimum value of the signal output.

3. Smear

Set to standard imaging condition II. With the lens diaphragm at F5.6 to F8, first adjust the luminous intensity to 500 times the intensity with the average value of the signal output, 150mV. Then after the readout clock is stopped and the charge drain is executed by the electronic shutter at the respective H blankings, measure the maximum value (Vsm [mV]) of the signal output and substitute the value into the following formula.

$$S_m = \frac{V_{sm}}{150} \times \frac{1}{500} \times \frac{1}{10} \times 100 \text{ [%]} \text{ (1/10V method conversion value)}$$

4. Video signal shading

Set to standard imaging condition II. With the lens diaphragm at F5.6 to F8, adjust the luminous intensity so that the average value of the signal output is 150mV. Then measure the maximum (Vmax [mV]) and minimum (Vmin [mV]) values of the signal output and substitute the values into the following formula.

$$SH = (V_{max} - V_{min})/150 \times 100 \text{ [%]}$$

5. Dark signal

Measure the average value of the signal output (Vdt [mV]) with the device ambient temperature 60°C and the device in the light-obstructed state, using the horizontal idle transfer level as a reference.

6. Dark signal shading


After measuring 5, measure the maximum (V_{dmax} [mV]) and minimum (V_{dmin} [mV]) values of the dark signal output and substitute the values into the following formula.

$$\Delta V_{dt} = V_{dmax} - V_{dmin} \text{ [mV]}$$


7. Lag

Adjust the signal output value generated by strobe light to 150mV. After setting the strobe light so that it strobes with the following timing, measure the residual signal (V_{lag}). Substitute the value into the following formula.


$$\text{Lag} = (V_{lag}/150) \times 100 \text{ [%]}$$




Drive Circuit



Sensor Readout Clock Timing Chart Progressive Scan Mode




Sensor Readout Clock Timing Chart High Frame Rate Readout Mode



Drive Timing Chart (Vertical Sync) Progressive Scan Mode



Drive Timing Chart (Vertical Sync) High Frame Rate Readout Mode



Notes on Handling

1) Static charge prevention

CCD image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.

a) Either handle bare handed or use non-chargeable gloves, clothes or material.

Also use conductive shoes.

b) When handling directly use an earth band.

c) Install a conductive mat on the floor or working table to prevent the generation of static electricity.

d) Ionized air is recommended for discharge when handling CCD image sensor.

e) For the shipment of mounted substrates, use boxes treated for the prevention of static charges.

2) Soldering

a) Make sure the package temperature does not exceed 80°C.

b) Solder dipping in a mounting furnace causes damage to the glass and other defects. Use a ground 30W soldering iron and solder each pin in less than 2 seconds. For repairs and remount, cool sufficiently.

c) To dismount an image sensor, do not use a solder suction equipment. When using an electric desoldering tool, use a thermal controller of the zero cross On/Off type and connect it to ground.

3) Dust and dirt protection

Image sensors are packed and delivered by taking care of protecting its glass plates from harmful dust and dirt. Clean glass plates with the following operation as required, and use them.

a) Perform all assembly operations in a clean room (class 1000 or less).

b) Do not either touch glass plates by hand or have any object come in contact with glass surfaces. Should dirt stick to a glass surface, blow it off with an air blower. (For dirt stuck through static electricity ionized air is recommended.)


c) Clean with a cotton bud and ethyl alcohol if the grease stained. Be careful not to scratch the glass.

d) Keep in a case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.

e) When a protective tape is applied before shipping, just before use remove the tape applied for electrostatic protection. Do not reuse the tape.

4) Installing (attaching)

a) Remain within the following limits when applying a static load to the package. Do not apply any load more than 0.7mm inside the outer perimeter of the glass portion, and do not apply any load or impact to limited portions. (This may cause cracks in the package.)




- b) If a load is applied to the entire surface by a hard component, bending stress may be generated and the package may fracture, etc., depending on the flatness of the ceramic portions. Therefore, for installation, use either an elastic load, such as a spring plate, or an adhesive.
- c) The adhesive may cause the marking on the rear surface to disappear, especially in case the regulated voltage value is indicated on the rear surface. Therefore, the adhesive should not be applied to this area, and indicated values should be transferred to other locations as a precaution.
- d) The upper and lower ceramic are joined by low melting point glass. Therefore, care should be taken not to perform the following actions as this may cause cracks.
 - Applying repeated bending stress to the outer leads.
 - Heating the outer leads for an extended period with a soldering iron.
 - Rapidly cooling or heating the package.
 - Applying any load or impact to a limited portion of the low melting point glass using tweezers or other sharp tools.
 - Prying at the upper or lower ceramic using the low melting point glass as a fulcrum.Note that the same cautions also apply when removing soldered products from boards.
- e) Acrylate anaerobic adhesives are generally used to attach CCD image sensors. In addition, cyanoacrylate instantaneous adhesives are sometimes used jointly with acrylate anaerobic adhesives. (reference)

5) Others

- a) Do not expose to strong light (sun rays) for long periods. For continuous using under cruel condition exceeding the normal using condition, consult our company.
- b) Exposure to high temperature or humidity will affect the characteristics. Accordingly avoid storage or usage in such conditions.

Package Outline Unit: mm

20 pin DIP (600mil)



1. "A" is the center of the effective image area.
2. The two points "B" of the package are the horizontal reference. The point "B'" of the package is the vertical reference.
3. The bottom "C" of the package is the height reference.
4. The center of the effective image area, relative to "B" and "B'" is (H, V) = (9.0, 7.55) ± 0.15mm.
5. The rotation angle of the effective image area relative to H and V is ± 1°.
6. The height from the bottom "C" to the effective image area is 1.41 ± 0.15mm.
7. The tilt of the effective image area relative to the bottom "C" is less than 60μm.
8. The thickness of the cover glass is 0.75mm, and the refractive index is 1.5.
9. The notch and the hole on the bottom must not be used for reference of fixing.

PACKAGE STRUCTURE

PACKAGE MATERIAL	Cer-DIP
LEAD TREATMENT	TIN PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE MASS	2.60g
DRAWING NUMBER	AS-B2-02(E)